High-Speed Analog & Mixed-Signal PLL Design Engineer

Location: San Diego, CA
Date Posted: 04-06-2017
Novus' client's Mixed-Signal Design Team is actively looking for a mid to senior-level analog and mixed-signal circuit designer to work on SerDes PHY designs. This designer will be involved in delivering next-generation PHY designs for SoCs and will be part of a growing team involved in architecture analysis in leading-edge CMOS process technology nodes at 28nm and beyond. Design goals also include low-power analog designs to address low-power wireless products. The primary responsibility of this position entails working within a team to deliver analog and mixed-signal transistor level circuit designs, circuit architectures, simulation results, and silicon characterization for high-speed, low-power PHY SerDes blocks, PLL design experience preferably for high-speed SerDes and DDR PHY applications, Analog and or Digital PLLs for frequency synthesis and/or SerDes applications


Understanding of PLL Loop Dynamics and Building blocks, Understanding of PLL Jitter sources and modeling (RJ & DJ), Design of several of PLL blocks like charge pump, loop filter, VCO/DCO, PFD/TDC, high speed dividers


Required: Bachelor's, Computer Engineering and/or Electrical Engineering
Preferred: Master's, Computer Engineering or equivalent experience
Technical Recruiter
Novus Resources
resumes@novus-resources.com  


 
or
this job portal is powered by CATS